## Notice of References Cited Application/Control No. 09/752,642 Examiner Ronald D. Hartman Jr. Applicant(s)/Patent Under Reexamination FLAKE ET AL. Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US- ·			
	В	US-			
	С	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	١	US-			
	J	US-			
	· К	US-			,
	L	US-			
	М	US-		·	

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N .					
	0			,	·	ű.
	Р					
	Q					
-	R					_
	s					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	A mixed-Language Simulator for Concurrent Engineering; Burgoon et al; March 1998; Verilog HDL Conference 1998.
	v	
	w	,
	х	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.